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Abstract—A simple process for the fabrication of shallow drain
junctions on pillar sidewalls in sub-100-nm vertical MOSFETs
is described. The key feature of this process is the creation of a
polysilicon spacer around the perimeter of the pillar to connect
the channel to a polysilicon drain contact. The depth of the junc-
tion on the pillar sidewall is primarily determined by the thick-
ness of the polysilicon spacer. This process is CMOS compatible
and, hence, facilitates the integration of a sub-100-nm vertical
MOSFET in a planar CMOS technology using mature lithog-
raphy. The fabricated transistors have a subthreshold slope of
95 mV/dec (at VDS = 1 V) and a drain-induced barrier lowering
of 0.12 V.
Index Terms—Diffusion, drain-induced barrier lowering
(DIBL), junction, vertical MOSFET.
I. INTRODUCTION
V ERTICAL MOSFETs built on the sidewalls of verticalpillars are increasingly being studied as an alternative to
standard lateral MOSFETs for the scaling of CMOS into the
nanometer regime [1]–[6]. A simple technique for fabricating
vertical MOSFETs is to dry etch a silicon pillar and then
define the channel length by source–drain ion implantation
[6]–[9]. However, a drawback of this approach is that the drain
junction extends across the top of the entire pillar, giving a
very deep junction into the pillar sidewall [Fig. 1(a)]. This
enhances the short-channel effects of the devices and gives rise
to drain-induced barrier lowering (DIBL), subthreshold current
degradation, and bulk punchthrough. Various approaches have
been investigated for resolving this problem, but many of the
proposed solutions have the disadvantage of requiring epitaxy
[10]–[13]. In this letter, we describe how a polysilicon spacer
can be used to create a shallow drain junction on the pillar
sidewall of a vertical MOSFET [Fig. 1(b)]. The process does
not require epitaxy, and the junction depth into the pillar side-
wall is determined by the thickness of a deposited polysilicon
layer. The approach builds on a proposed dielectric pocket
concept based on epitaxial deposition [14], [15] but has the
advantage of CMOS compatibility. This allows sub-100-nm
vertical MOSFETs to be integrated in a CMOS technology with
relaxed lithography requirements.
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II. PROCESS FLOW
Fig. 1(c)–(f) shows the process flow used for the vertical
MOSFET fabrication. A p-type body was formed by boron ion
implantation, followed by a drive-in anneal, to yield a body
doping concentration of 3× 1018 cm−3. After active area for-
mation, a 20-nm oxide layer was thermally grown in the active
area to act as a barrier to dopant diffusion into the center of the
pillar. This was followed by the deposition of a 300-nm-thick
undoped amorphous-silicon layer, which was then doped by
arsenic ion implantation. An oxide layer was then deposited
by low-pressure chemical vapor deposition (LPCVD) and pat-
terned to define the active pillar of the device [Fig. 1(c)]. The
amorphous-silicon and the thin oxide layers were patterned by
anisotropic dry etch to give the structure shown in Fig. 1(d).
After a short wet etch in hydrofluoric acid to remove any
native oxide from the sidewall of the amorphous silicon and
from the horizontal Si surface, a 50-nm undoped amorphous-
silicon layer was deposited in an LPCVD furnace [Fig. 1(e)].
The amorphous-silicon layer was etched by anisotropic dry
etch in a HBr plasma, using the field oxide layer to detect the
endpoint of this etch step. The channel of the device was then
patterned using a timed anisotropic dry etch in a HBr plasma
in the same process step. This creates a 30-nm spacer, con-
necting the drain and substrate of the device around the pillar
perimeter [Fig. 1(f)]. A 50-nm-thick oxide layer was deposited
to screen the pillar sidewall from the source arsenic implant.
This sacrificial oxide layer was removed in hydrofluoric acid,
followed by the growth of a 3-nm gate oxide layer and the
deposition of a 100-nm-thick undoped polysilicon gate layer.
This layer was doped by phosphorus ion implantation and then
patterned by dry etch to leave the polysilicon spacers on the
pillar sidewall and the polysilicon gate track that connects
the gate spacers to the gate contact [Fig. 1(b)]. The parasitic
capacitance generated by the overlap of the gate on the source
and drain of the vertical MOSFET could be reduced by a fillet
local oxidation (FILOX) process [7], [8], [16], which would
be performed before deposition of the gate stack. The FILOX
process would allow a thicker (40-nm) oxide layer to be grown
at the bottom and top of the pillar to reduce the parasitic gate
capacitance. After device passivation, a rapid thermal anneal
of 20 s at 1050 ◦C in nitrogen was performed for dopant
activation and to outdiffuse the dopant from the polysilicon
drain to create a shallow junction around the perimeter of the
pillar [Fig. 1(b)]. The amorphous-silicon spacer is converted
into polysilicon during this anneal. This was followed by a
standard metallization process.
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Fig. 1. Schematic cross sections of vertical nMOSFETs (a) with deep drain junction and (b) with shallow drain junction. (c)–(f) Summary of the process sequence
used to fabricate the shallow drain junction of the vertical MOSFET (a-Si, amorphous silicon).
Fig. 2. SEM cross sections of the transistor pillar (a) after deposition of
the 50-nm amorphous silicon layer [Fig. 1(e)] and (b) after pillar dry etch
[Fig. 1(f)].
III. RESULTS AND DISCUSSION
Fig. 2(a) shows a scanning electron microscopy (SEM)
cross section of test wafers after the deposition of the 50-nm
amorphous-silicon layer. The oxide diffusion barrier layer can
be seen below the drain contact, and the 50-nm amorphous-
silicon layer can be seen covering the oxide hard mask, the
sidewall of the amorphous-silicon drain, and the horizontal
Fig. 3. SEM cross sections of a fabricated vertical MOSFET with a channel
length of 70 nm after completion of all the processing.
surface of the silicon substrate. Fig. 2(b) shows a similar cross
section after pillar dry etch. The amorphous-silicon spacer
connects the amorphous-silicon drain to the silicon substrate
around the perimeter of the pillar. The double step visible on
the sidewall of the amorphous-silicon drain is due to the high
etch rate of the oxide hard mask, which is deposited by LPCVD,
during the wet etch in hydrofluoric acid, prior to amorphous-
silicon deposition. The etching of the oxide diffusion barrier is
much less (about 4 nm) because this is a thermal oxide with a
lower etch rate.
Fig. 3 shows a SEM cross section through a large-area test
transistor on the completed device wafers. On the left of the
image, the polysilicon gate track can be seen overlapping the
pillar, and on the right, the surround gate can be seen. The fi-
nal thickness of the polysilicon spacer, which connects the
polysilicon drain to the silicon substrate, is 30 nm. The source
junction is clearly delineated at the bottom of the pillar, and
a channel length of approximately 70 nm is obtained from
this image, assuming 30 nm of dopant penetration from the
polysilicon drain into the single-crystal silicon substrate, as
measured from secondary ion mass spectrometry (SIMS) on
unpatterned wafers.
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Fig. 4. Transfer characteristics of a surround-gate vertical MOSFET with a channel length of 70 nm, a channel width of 24 µm, a drain junction depth of 60 nm,
a thick gate oxide of 3 nm, and the source and body grounded (VD , drain bias; ID , drain current; VG, gate bias).
Fig. 4 shows measured transfer characteristics of a surround-
gate vertical MOSFET for drain biases of 0.1 and 1.0 V.
The device exhibits a subthreshold slope of 95 mV/dec
(at VDS = 1 V), a threshold voltage of 0.82 V, and a DIBL
of 0.12 V. The values of the subthreshold slope and thresh-
old voltage are in good agreement with the theoretical esti-
mation, given the high value of body doping concentration
(3× 1018 cm−3), and indicate that we have achieved a
good-quality oxide–vertical-channel interface with effective
interface state density of the order of 1× 1011 cm−2. The
on-current varied strongly with rapid thermal anneal (RTA)
temperature and was 19 µA/µm for an RTA of 20 s at 1050 ◦C
and 0.2 µA/µm for an RTA of 20 s at 1000 ◦C, measured at
VDS = 1 V and VGS − Vt = 1 V.
The drain junction depth into the pillar sidewall is determined
by the sum of the 30-nm polysilicon spacer thickness and any
lateral drain diffusion beneath the oxide diffusion barrier layer,
as shown in Fig. 1(b). SIMS analysis on wafers containing only
the drain polysilicon layer gave a vertical penetration depth into
the single-crystal silicon of around 30 nm. This yields an upper
limit for the drain junction depth into the pillar sidewall of
60 nm. The low value of ON-current in Fig. 4 and the strong
dependence on the RTA temperature both suggest the presence
of series resistance in the drain. This could either be due to the
series resistance of the 30-nm spacer layer itself or of the native
oxide layers introduced during spacer deposition between the
spacer and the polysilicon drain and between the spacer and the
single-crystal silicon pillar. Measurements on transistors with
different spacer layer thicknesses showed no trend with spacer
thickness but variable values of drain resistance. These results
indicate that the drain resistance is due to the presence of native
oxide layers at the two interfaces of the 30-nm spacer. This
problem could be controlled either by depositing the spacer
layer in a cluster tool after an in situ surface clean [17] or
by using a high-dose silicon implant with a large tilt angle to
break up the native oxide layers [3]. The removal of the native
oxide layers would facilitate the outdiffusion of dopants from
the polysilicon drain into the single-crystal silicon substrate,
allowing a lower thermal budget to be used for the final RTA.
IV. CONCLUSION
Vertical n-channel MOSFETs featuring shallow drain junc-
tions on the pillar sidewall were fabricated using a novel two-
step pillar etch process. The key feature of this process is the
deposition of a polysilicon spacer to connect the channel to
a polysilicon drain contact around the perimeter of the pillar.
This simple approach involves only standard CMOS fabrication
process steps and does not require epitaxial growth. Moreover,
it can be implemented without challenging lithography and,
thus, allows sub-100-nm vertical MOSFETs to be integrated in
a mature CMOS technology with relaxed lithography rules.
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